- Assist in the development and implementation of analog and mixed-signal IC layouts following design specifications and process design rules.
- Learn and apply analog layout techniques such as device matching, common centroid, and guard rings.
- Participate in layout verification tasks including DRC (Design Rule Check) and LVS (Layout Versus Schematic) under supervision.
- Help perform parasitic extraction and support post-layout simulation activities.
- Gain familiarity with semiconductor fabrication processes and design for manufacturability principles.
- Engage in training sessions and design reviews to enhance technical knowledge.
ultime offerte
-
Merck, Internship cleaning validation
Sede: Corsier-sur-Vevey (Vaud), Svizzera -
Gant, Finance Intern
Sede: Madrid, Spagna -
European Association of Manufacturing Technologies, Communications Intern
Sede: Brussels, Belgio -
Wetlands International, Global Europe Programme intern
Sede: Brussels, Belgio -
Finance Watch, Grants Administration Intern
Sede: Bruxelles, Belgio -
International Trade Centre, ITC in Iraq Intern
Sede: Geneva, Svizzera -
Office of the High Commissioner for Human Rights, Human Rights Intern
Sede: Brussels, Belgio -
Office of the High Commissioner for Human Rights, Intern Information and Evidence Management
Sede: Geneva, Svizzera -
European Central Bank, Student Research Assistant Traineeship Programme – Monetary Policy Research/Senior Management/Research Task Force on Artificial Intelligence
Sede: Frankfurt am Main, Germania -
Universal Postal Union, Internship at the Legal Affairs Directorate
Sede: Bern, Svizzera